





FIG. 4

Cut-Away View of a Delay Line Fabricated via Standard Circuit Board Procedures





